GAUDI Lab General-Purpose Architectures with Unleashed Design Innovations

Research

Research Topics

Our research topics include, but are not limited to, the following areas:

CPU Core Microarchitectures and Multi-core Architectures

feature image

The Central Processing Unit (CPU) plays a vital role in a system by running applications and system software, managing system resources, interacting with I/O devices, etc. We are exploring advanced microarchitectural techniques, such as dynamic scheduling and speculation, as well as innovative multi-core architectures like heterogeneous multi-core and simultaneous multi-threading, to enhance the CPU’s performance and energy efficiency.

Representative publications

Reconstructing Out-of-Order Issue Queue
Ipoom Jeong, Jiwon Lee, Myung Kuk Yoon, Won Woo Ro
IEEE/ACM International Symposium on Microarchitecture (MICRO)  ·  01 Oct 2022  ·  doi:10.1109/micro56248.2022.00023
CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows
Ipoom Jeong, Seihoon Park, Changmin Lee, Won Woo Ro
IEEE International Symposium on High-Performance Computer Architecture (HPCA)  ·  01 Feb 2020  ·  doi:10.1109/hpca47549.2020.00039

GPGPU and Accelerator Architectures

feature image

Emerging applications with diverse computation patterns have driven the development of specialized hardware designed to deliver optimal performance per watt for these tasks. We are exploring energy-efficient architectures for General-Purpose Graphics Processing Units (GPGPUs) and Neural Processing Units (NPUs). In addition, we are investigating various use cases for on-chip accelerators, which can offload specific tasks from the CPU to specialized hardware units to alleviate datacenter/system taxes.

Representative publications

Marching Page Walks: Batching and Concurrent Page Table Walks for Enhancing GPU Throughput
Jiwon Lee, Gun Ko, Myung Kuk Yoon, Ipoom Jeong, Yunho Oh, Won Woo Ro
IEEE International Symposium on High-Performance Computer Architecture (HPCA)  ·  01 Mar 2025  ·  doi:10.1109/HPCA61900.2025.00123
Warped-Compaction: Maximizing GPU Register File Bandwidth Utilization via Operand Compaction
Eunbi Jeong, Ipoom Jeong*, Myung Kuk Yoon*, Nam Sung Kim
IEEE International Symposium on High-Performance Computer Architecture (HPCA)  ·  01 Mar 2025  ·  doi:10.1109/HPCA61900.2025.00106

Emerging Interconnect Technologies

feature image

Compute Express Link (CXL) is an open standard for high-speed, efficient interconnects between CPUs and other devices such as memory, accelerators (e.g., GPUs, FPGAs), and SmartNICs (Network Interface Cards). It is designed to enhance performance and resource sharing in data centers, particularly in large-scale computing. We are exploring various use cases for CXL technology, including its potential to enable more flexible memory expansion, improve accelerator integration, and optimize data flow between heterogeneous computing components in next-generation data center architectures.

Representative publications

Demystifying a CXL Type-2 Device: A Heterogeneous Cooperative Computing Perspective
Houxiang Ji, Srikar Vanavasam, Yang Zhou, Qirong Xia, Jinghan Huang, …, Ren Wang, Pekon Gupta, Bhushan Chitlur, Ipoom Jeong, Nam Sung Kim
IEEE/ACM International Symposium on Microarchitecture (MICRO)  ·  02 Nov 2024  ·  doi:10.1109/MICRO61859.2024.00110
Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices
Yan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper, Chihun Song, …, Ipoom Jeong, Ren Wang, Jung Ho Ahn, Tianyin Xu, Nam Sung Kim
IEEE/ACM International Symposium on Microarchitecture (MICRO)  ·  28 Oct 2023  ·  doi:10.1145/3613424.3614256

Computer System Architectures and Resource Orchestration

feature image

Modern computer systems have become larger and more complex, underscoring the need for designing highly efficient system architectures and effectively orchestrating shared resources, such as memory and Last-Level Cache (LLC). We are investigating cutting-edge systems and exploring diverse solutions to improve system-wide processing efficiency.

Representative papers

A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
Haneul Park, Jiaqi Lou, Sangjin Lee, Yifan Yuan, KyoungSoo Park, Yongseok Son, Ipoom Jeong*, Nam Sung Kim
ACM/IEEE International Symposium on Computer Architecture (ISCA)  ·  20 Jun 2025  ·  doi:10.1145/3695053.3731114
Intel Accelerators Ecosystem: An SoC-Oriented Perspective : Industry Product
Intel Accelerators Ecosystem: An SoC-Oriented Perspective : Industry Product
Yifan Yuan, Ren Wang, Narayan Ranganathan, Nikhil Rao, Sanjay Kumar, …, Jorge Cabrera, Atul Kwatra, Rajesh Sankaran, Ipoom Jeong, Nam Sung Kim
ACM/IEEE International Symposium on Computer Architecture (ISCA)  ·  29 Jun 2024  ·  doi:10.1109/ISCA59077.2024.00066

Near-Data Processing

feature image

Data-centric applications encounter significant bottlenecks in transferring large volumes of data between processors and memory, storage, or networks. To address these challenges, we are investigating efficient near-data processing techniques at various system layers. This includes Processing-In-Memory (PIM), integrating processing capabilities directly into memory; In-Storage Processing (ISP), enabling data processing within storage devices; and In-Network Computing (INC), performing computations within the network infrastructure.

Representative publications

UPP: Universal Predicate Pushdown to Smart Storage
Ipoom Jeong, Jinghan Huang, Chuxuan Hu, Dohyun Park, Jaeyoung Kang, Nam Sung Kim, Yongjoo Park
ACM/IEEE International Symposium on Computer Architecture (ISCA)  ·  20 Jun 2025  ·  doi:10.1145/3695053.3731005
HAL: Hardware-assisted Load Balancing for Energy-efficient SNIC-Host Cooperative Computing
Jinghan Huang, Jiaqi Lou, Srikar Vanavasam, Xinhao Kong, Houxiang Ji, Ipoom Jeong, Danyang Zhuo, Eun Kyung Lee, Nam Sung Kim
ACM/IEEE International Symposium on Computer Architecture (ISCA)  ·  29 Jun 2024  ·  doi:10.1109/ISCA59077.2024.00051

Collaboration

**Future Architecture and System Technology for Scalable Computing (FAST)** <br> University of Illinois Urbana-Champaign (UIUC), IL, United States
Future Architecture and System Technology for Scalable Computing (FAST)
University of Illinois Urbana-Champaign (UIUC), IL, United States
**Embedded Systems and Computer Architecture Lab (eSCaL)** <br> Yonsei University, Seoul, Republic of Korea
Embedded Systems and Computer Architecture Lab (eSCaL)
Yonsei University, Seoul, Republic of Korea