GAUDI Lab General-Purpose Architectures with Unleashed Design Innovations

Projects

On-going Projects

Interference-Aware Microarchitecture and SoC-Level Resource Management for Mitigating CPU-NPU Contention in Ultra-Low-Latency On-Device AI SoCs

feature image

Project Period: Mar. 2026 – Feb. 2030
Funding Agency: National Research Foundation of Korea (NRF)
Program: Young Investigator Program (Type B)

Description
This project develops CPU microarchitecture and SoC-level resource management techniques to mitigate contention between CPUs and NPUs over shared on-chip resources in on-device AI systems. The research aims to enable predictable and ultra-low-latency AI inference on heterogeneous AI SoCs.

AI Semiconductor Innovation Lab (Yonsei University)

feature image

Project Period: Jul. 2025 – Dec. 2030
Funding Agency: Institute for Information & Communications Technology Planning & Evaluation (IITP)
Program: AI Semiconductor Innovation Lab

Description
This project establishes the Chips and AI Innovation Center (CINC) at Yonsei University to foster globally competitive researchers in AI semiconductor technologies. The program supports advanced education and collaborative research on next-generation AI accelerators and semiconductor system architectures.

Basic Research Laboratory for Energy-Efficient, General-Purpose Multi-Modal AI with Heterogeneous Computing Accelerators

feature image

Project Period: Jun. 2025 – May 2028
Funding Agency: National Research Foundation of Korea (NRF)
Program: Basic Research Laboratory (BRL)

Description
This project develops a heterogeneous acceleration platform for energy-efficient, general-purpose multi-modal AI systems. By integrating diverse computing accelerators and system-level optimizations, the project aims to enable efficient processing of multi-modal AI workloads.

Development of CXL-based PNM Architecture and Simulation Platform for LLM Acceleration

feature image

Project Period: Apr. 2024 – Dec. 2026
Funding Agency: Korea Evaluation Institute of Industrial Technology
Program: Public–Private Partnership Program for Training Advanced Semiconductor Professionals

Description
This project develops a CXL-based processing-near-memory (PNM) architecture and simulation platform to accelerate large language model (LLM) workloads. The research focuses on enabling efficient memory-centric acceleration by leveraging CXL-enabled memory expansion and near-memory computing techniques.

Past Projects

feature image

Development of PIM Software Architecture based on Data-Flow Computing
(2024.04 - 2025.12)

  • Institute for Information & communication Technology Planning & evaluation (IITP)
  • Developing software architecture for data-flow-based PIM devices
feature image

SmartSSD 2.0: Developing Next-Generation Computational Storage Drive
(2020.09 - 2021.08)

feature image

Developing CXL-Based Accelerator and Memory Expansion Device
(2020.03 - 2020.08)

  • Research and development project at Samsung Electronics
  • Developing CXL (Compute eXpress Link) Type 2 accelerator and Type 3 memory expansion device by leveraging NAND flash
feature image

Developing CPU-GPU Heterogeneous Computing Simulation Framework
(2020.03 - 2020.08)

  • Research and development project at Samsung Electronics
  • Developing CXL (Compute eXpress Link) Type 2 accelerator and Type 3 memory expansion device by leveraging NAND flash
feature image

Developing Energy-Efficient Approximate Memory for Neural Network Applications
(2018.07 - 2019.06)

  • Research project at Yonsei University joint with SK Hynix
  • Exploring an energy-efficient approximate memory architecture for deep learning applications
feature image

Developing Processor and Memory System for Next-Generation Security Platform
(2017.09 - 2018.08)

  • Research project at Yonsei University joint with Samsung Electronics
  • Developing ASIPs (Application-Specific Instruction-Set Processors) for cryptographic algorithms (e.g., AES, SHA-256, and RSA-2048)
feature image

Constructing a Verification Environment for Data Plane Acceleration and Performance Analysis
(2015.07 - 2015.12)

  • Research project at Yonsei University joint with ETRI
  • Developing and verifying optimization techniques for improving data plane acceleration in a virtualized network environment
feature image

Developing Low-Power Mobile Computing Platform
(2014.07 - 2017.11)

  • Research project at Yonsei University joint with LG Electronics
  • Inter- and Intra-core optimization techniques for higher energy efficiency of mobile APs (Application Processors)